Introduction
GaN/AlGaN metal-oxide-semiconductor high electron mobility transistors (MOS-HEMTs) have been used to suppress high gate leakage and drain current collapse but at the expense of a significant decrease in device transconductance [1] and a large threshold voltage shift [2] . Usage of dielectrics with high permittivity (high k) could help solve these problems, because larger dielectric constant could translate to more efficient gate modulation [3] , thus a smaller decrease in transconductance and a moderate increase in the threshold voltage could be expected in MOS-HEMTs with high-k gate dielectrics. Recently, HfO 2 dielectric films on GaN surface using reactive sputtering [3] and atomic layer deposition (ALD) [4] have been reported. However, a major obstacle is the lack of high quality and thermodynamically stable insulators on III-V semiconductors with a low interface state density and good interfacial layer.
We have developed a novel AlGaN/GaN metal-oxide-semiconductor high electron mobility transistor (MOS-HEMT) using stack gate HfO 2 /Al 2 O 3 structure grown by atomic layer deposition (ALD). The stack gate consists of a thin HfO 2 (30Å) gate dielectric and a thin Al 2 O 3 (20Å) interfacial passivation layer (IPL). For the 50Å stack gate, the HfO 2 /Al 2 O 3 gate dielectric has much better c-v characteristics and smaller threshold voltage shift than those of HfAlO (50Å). Good surface passivation effects of the Al 2 O 3 IPL have also been confirmed by pulsed gate measurements. Devices with 1-μm gate lengths exhibit an improved cutoff frequency (f T ) of 12GHz and a maximum frequency of oscillation (f MAX ) of 34GHz.
Device Design and Fabrication
The AlGaN/GaN epilayers were grown by metal-organic chemical vapor deposition and consist of 40 nm undoped AlN buffer layer, 1µm undoped GaN layer, and 25nm n-Al 0.3 Ga 0.7 N barrier layer (2×10 18 cm -3 ) on a 2-inch sapphire substrate. Mesa isolation process with BCl 3 plasma reactive ion etching was used for device isolation. The source-drain ohmic contacts were formed by Ti/Al/Ni/Au structure. These contacts were annealed at 850 °C for 40 s using rapid thermal anneal in nitrogen atmosphere. The stack gate HfO 2 (3nm)/Al 2 O 3 (2nm) and the HfAlO (5nm) gate dielectric were separately deposited on the wafer at 300°C by ALD using alternating pulses of HfCl 4 , Al(CH 3 ) 3 and H 2 O as the precursors. Using Ni/Au for the gate electrode fabrication, two kinds of devices were then fabricated on the same wafer for comparison. One is MOS-HEMTs with stack gate HfO 2 (3nm)/Al 2 O 3 (2nm) and the other is HfAlO (5nm) gate dielectric. The gate length (L g ) is 1µm with the gate width (W g ) of 120µm. The source-to-drain spacing is 4µm.
Results and Discussion
The high-frequency (1 MHz) C-V curves for capacitors with stack gate HfO 2 (3nm)/Al 2 O 3 (2nm) and HfAlO (5nm) on AlGaN are shown in Fig. 1 . Significantly, no measurable C-V hysteresis was observed for the HfO 2 /Al 2 O 3 compared with that for the HfAlO, indicating fewer bulk traps in the stack dielectric. The extremely low hysteresis, along with the sharp transition from depletion and accumulation, demonstrates the high quality of bulk and interface properties of HfO 2 /Al 2 O 3 on AlGaN [4] .
The peak extrinsic transconductance g m =150 mS/mm was measured for HfO 2 /Al 2 O 3 MOS-HEMT, as compared to 140 mS/mm for HfAlO MOS-HEMT shown in Fig. 2 . On the other hand, the negative shift in threshold voltage V th from about -4.5 V of HfO 2 /Al 2 O 3 MOS-HEMT to -5.5 V of HfAlO MOS-HEMT is also due to the large interface state between HfAlO and AlGaN [5] . This implies that the surface charge density at HfAlO/AlGaN interface is high and hence results in a negative shift of the threshold voltage because of the same gate-to-channel distance for the two structures [6] .
Gate lag measurements were used to investigate the surface passivation effectiveness of HfAlO and Al 2 O 3 IPL on relieving current collapse. In this method, the drain current (I DS ) response to a pulsed gate-source voltage (V G ) is measured. Figure 3 shows the normalized I DS for both dc and pulsed measurements. In the data, V G was pulsed from -7 to the value shown on the x axis at 100Hz with a 0.8% duty cycle. V DS was held at 5V.HfAlO MOS-HEMT shows a 60% drain current discrepancy between the DC and pulsed modes shown in the inset of Fig. 3 , while a significant drain current recovery is observed for HfO 2 /Al 2 O 3 MOS-HEMT, with I DS from the pulsed mode being 90% of the value from the dc mode shown in Fig. 3 . This clearly shows that Al 2 O 3 IPL layer can help passivate the surface traps in the gate-drain region [7] .
The microwave characteristics were measured on wafer by using an Agilent E8363B network analyzer in the range from 10MHz to 40GHz. From S-parameter measurements, the short-circuit current-gain cut-off frequency (f T ) and the maximum oscillation frequency (f MAX ) are determined by biasing the devices at V DS =10V and V GS =-3V. Under these conditions, the 1-μm gate length HfO 2 /Al 2 O 3 MOS-HEMT shows improved f T =12GHz and f MAX =34GHz compared with HfAlO MOS-HEMT of f T =7.8GHz and f MAX =20GHz. These values are obtained by extrapolating the short-circuit current gain (H 21 ) and the unilateral power gain (U) curves, respectively, using -20 dB/decade slopes, as shown in Fig.  4 . An advantage of the HfO 2 /Al 2 O 3 MOS-HEMT over HfAlO MOS-HEMT is demonstrated clearly.
Conclusions
We have demonstrated the ALD-grown insulated gate MOS-HEMT on sapphire substrates, using stack gate HfO 2 /Al 2 O 3 structure. The 1-μm gate-length device exhibits a transconductance of 150mS/mm, an f T of 12GHz, and an f MAX of 34GHz, with negligible C-V hysteresis, compared with HfAlO MOS-HEMT of f T =7.8GHz and f MAX =20GHz.. Gate lag measurements indicate that the Al 2 O 3 /AlGaN interface is of high quality. These results provide a new opportunity to make AlGaN/GaN MOS-HEMT with high-k dielectrics for gate oxides using ALD-grown Al 2 O 3 IPL. 
